My team for the AMD Developer Hackathon
RTL Repair is a fine-tuned Verilog/SystemVerilog bug repair assistant that takes design intent and buggy RTL, then returns fixed RTL, a bug explanation, and a verification suggestion.